

# SiGe HBTs Featuring $f_T > 400\text{GHz}$ at Room Temperature

B. Geynet<sup>1,2</sup>, P. Chevalier<sup>1</sup>, B. Vandelle<sup>1</sup>, F. Brossard<sup>1</sup>, N. Zerounian<sup>3</sup>, M. Buczko<sup>1</sup>, D. Gloria<sup>1</sup>, F. Aniel<sup>3</sup>, G. Dambrine<sup>2</sup>, F. Danneville<sup>2</sup>, D. Dutartre<sup>1</sup> and A. Chantre<sup>1</sup>

1) STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles Cedex, France

2) IEMN-DHS, UMR CNRS 8520, USTL, Avenue Poincaré – BP69, 59652 Villeneuve d'Ascq, France

3) Institut d'Electronique Fondamentale, Univ Paris-Sud, CNRS, UMR 8622, 91405 Orsay, France

**Abstract** — This paper presents the results of investigations on process thermal budget reduction in order to increase the operation frequency of SiGe HBTs. We describe the variations of *dc* and *ac* characteristics of the devices with the spike annealing temperature. Record peak  $f_T$  values of 410GHz and 640GHz are reported at room and cryogenic temperatures respectively.

**Index Terms** — Heterojunction bipolar transistor (HBT), silicon-germanium (SiGe), thermal budget, activation, diffusion, cut-off frequency, terahertz.

## I. INTRODUCTION

Si/SiGe:C Heterojunction Bipolar Transistors (HBTs) now feature both transit frequency  $f_T$  and maximum oscillation frequency  $f_{max}$  exceeding 200GHz at room temperature [1], [2]. Recent works have even reported half-terahertz cut-off frequencies at cryogenic temperatures [3], [4]. Thus, SiGe HBTs are now able to address millimeter-wave applications up to 100GHz [5]. Moreover, the interest in emerging terahertz (THz) applications is growing in the electronic community. Despite the significant progress which had been made in improving HF performances of III-V HBTs [6], there is a huge challenge to reach terahertz performances in a low-cost and highly integrated silicon manufacturing platform.

This work focuses on the increase of  $f_T$  above the current state-of-the-art by optimizing the vertical doping profiles. Complementary investigations on lateral dimensions to improve  $f_{max}$  will be performed in the future. One of the main limitations to increase  $f_T$  is the diffusion of doping species during some high temperature process operations, the main being the CMOS source/drain activation annealing ( $\sim 1100^\circ\text{C}$ ). This leads to a limitation of  $f_T$  to  $\sim 300\text{GHz}$  for the  $0.13\text{-}\mu\text{m}$  CMOS compatible HBTs developed in-house [1]. Hence, a major development axis is the reduction of the thermal budget during device fabrication. The paper first describes the low temperature (low-T) process, pointing out the modifications made on the reference BiCMOS process. Second, we present the impact of thermal budget variations on static behavior and technological parameters of HBTs. Then, we show high-frequency characteristics measured both at room and cryogenic temperatures. We finally conclude and discuss the perspectives of this study.

## II. LOW TEMPERATURE PROCESS

For this study, we used a fully self-aligned double-polysilicon emitter-base structure using a selective epitaxial growth (SEG) of a SiGe:C base. The process flow is detailed in [7]. However, several steps have been modified in order to reduce the thermal budget after the boron in-situ doped base deposition. Fig.1 presents the process temperature differences between a reference HBT process flow and the one initially defined for this study.




Figure 1: Thermal budget vs. cumulative process time for a standard and a low-T SiGe HBT fabrication process

The fabrication is similar to the standard process until the base deposition. The thickness of the boron in-situ doped SiGe:C layer has been reduced from 20 to 15nm, the Germanium content being 10% at emitter side and 25% at collector side. An other important modification is that we replaced the arsenic-doped polysilicon by a phosphorous in-situ doped polysilicon to form the emitter. This leads to a lower emitter resistance  $R_E$  thanks to a better activation at low temperature [8]. The furnace deposition of the oxide/nitride stack protecting the non-silicided areas (Siprot) has been replaced by low-T depositions ( $540^\circ\text{C}$  SACVD oxide &  $480^\circ\text{C}$  PECVD nitride). For the first experiments, the final CMOS activation annealing ( $\sim 1100^\circ\text{C}$ ) has been removed from the process flow. However, a spike annealing at a lower temperature was performed in most of the following investigations. Finally, the conventional cobalt silicide

CoSi<sub>2</sub> has been replaced by a nickel silicide NiSi requiring a lower annealing temperature (450°C for NiSi vs. 830°C for CoSi<sub>2</sub>).

Thanks to these process optimizations, the thermal budget stays under 700°C after the base deposition (without the spike annealing). This prevents dopants diffusion and allows the transistor to preserve reduced vertical dimensions. A TEM cross-section of the device is shown in Fig. 2. We kept the reference layout which can be optimized by a lateral shrink in order to minimize parasitic resistances and capacitances.




Figure 2: TEM cross-section of a 0.13×3.6μm<sup>2</sup> HBT

### III. SPIKE ANNEALING TEMPERATURE IMPACT

We first fabricated SiGe HBTs using the low-T process flow without final activation annealing. Functional devices have been obtained but with a non-ideal base current behavior at middle injection visible in Fig.3. This can be attributed to the presence of recombination centers and hydrogen traps in the emitter-base depletion region. Regarding HF performances, the transit frequency has not been significantly improved versus the reference process ( $f_T \sim 270$ GHz) and the maximum oscillation frequency  $f_{max}$  remains below 200GHz because of high base resistance values. To further understand the impact of the process thermal budget on *dc* and *ac* characteristics, spike annealings from 950°C to 1080°C were investigated.

#### A. Currents and current gain $\beta$




Figure 3: Gummel plots and current gain of 0.13×3.6μm<sup>2</sup> HBTs with and without the optimized thermal budget

Fig. 3 shows Gummel plots and current gain  $\beta$  of two 0.13×3.6μm<sup>2</sup> HBTs processed with and without a 1000°C final spike annealing. The non-ideality of the base current at middle injection strongly decreases after the spike annealing. This shows the necessity to exceed a certain temperature in order to remove defects which degrade devices performance and reliability. Moreover, a band-to-band tunneling is visible on the base current at low injection ( $V_{BE} < 0.2$ V). The observation of this phenomenon is directly linked to the higher dopants concentrations at the emitter-base junction due to phosphorus and boron diffusion [9]. Finally, we observe a significant collector current increase which leads to a strong improvement of the current gain  $\beta$  (×8).

#### B. Extrinsic base resistance

In a low temperature integration scheme, the base resistance is probably the most critical electrical parameter because it will dramatically limit the maximum oscillation frequency. The three components of the total base resistance  $R_B$  are shown in Fig.4. Both the extrinsic and intrinsic base resistances have been investigated in order to optimize our devices.




Figure 4: TEM cross-section showing  $R_B$  components

Fig. 5 presents the variations of boron implanted polybase (extrinsic base) and phosphorous in-situ doped polyemitter sheet resistances with the spike annealing temperature. We observe a 30% decrease (from 430 to 300Ω/sq) of the unalicyded polybase resistance when the annealing temperature increases from 950°C to 1080°C. This can be explained by a constant increase of boron activation in this temperature range. The link resistance will be also improved with the temperature increase due to boron diffusion from the polybase to the intrinsic base.




Figure 5: Polybase and polyemitter sheet resistances vs. spike annealing temperature

The low spike temperature dependence of the polyemitter sheet resistance confirms a quasi complete phosphorus activation at low temperature ( $\sim 100\Omega/\text{sq}$ ).

### C. Intrinsic base resistance

At first order, the intrinsic base resistance  $R_{\text{Bi}}$  depends on the boron and germanium profiles, the dopants activation and the emitter pinching. Simulations have shown that the boron diffusion induced by the spike annealing leads to an improvement of the sheet resistance due to mobility enhancement. Measurements of  $R_{\text{Bi}}$  in Fig. 6.a confirm this behavior with spike temperatures lower than  $1000^\circ\text{C}$ . But at higher temperatures,  $R_{\text{bi}}$  increases due to the onset of pinching by emitter dopants. These results demonstrate that the minimum of  $R_{\text{Bi}}$  is achieved for a  $\sim 1020^\circ\text{C}$  spike annealing in our process conditions. The evolution of  $R_{\text{B}}^*$  (technological parameter depending on  $R_{\text{Bext}}$ ,  $R_{\text{Link}}$  and  $R_{\text{Bi}}$ ) vs.  $R_{\text{Bi}}$  for different vertical profiles is plotted in Fig. 6.b. Although  $R_{\text{Bi}}$  is degraded by the emitter pinching at high temperatures, the base resistance is improved thanks to the better boron activation in the extrinsic base and thanks to the boron diffusion in the base link from the highly doped polybase. As a consequence, the minimum of  $R_{\text{B}}^*$  is obtained for a higher spike temperature than the minimum of  $R_{\text{Bi}}$ .




Figure 6:  $R_{\text{bi}}$  vs. annealing  $T^\circ$  (a) and  $R_{\text{B}}^*$  vs.  $R_{\text{bi}}$  for various annealing temperatures and vertical profiles (dot lines) (b)

## IV. DYNAMIC PERFORMANCES

Cut-off frequencies  $f_T$  and  $f_{\text{max}}$  of HBTs have been extracted from S-parameter measurements up to 110GHz and 45GHz at room and cryogenic temperatures respectively. Two different HBT layouts have been investigated. The first one is the reference CBEBC layout featuring shallow trenches (STI) between emitter-base and collector areas. The second is the “one-active”  $\text{C}_\text{B}\text{E}^\text{B}\text{C}$  cellular layout with out-of-plane base contacts described in [10] and requiring a fragmented emitter. The variations of the transit frequency  $f_T$  versus collector current density  $J_C$  are shown in Fig. 7 at 294K and 35K for a  $0.13 \times 3.6\mu\text{m}^2$  CBEBC and a  $5 \times (0.17 \times 1.2)\mu\text{m}^2$   $\text{C}_\text{B}\text{E}^\text{B}\text{C}$  HBT.




Figure 7: Transit frequency  $f_T$  vs.  $J_C$  measured at 294K and 35K for low thermal budget SiGe HBTs ( $V_{\text{CB}}=0.5\text{V}$ )

State-of-art peak  $f_T$  values of 340GHz ( $f_{\text{max}}=260\text{GHz}$ ) at 294K and 535GHz ( $f_{\text{max}}=350\text{GHz}$ ) at 35K occurring at  $J_C$  around  $20\text{mA}/\mu\text{m}^2$  are achieved with the reference layout. Regarding the  $\text{C}_\text{B}\text{E}^\text{B}\text{C}$  HBT, record  $f_T$  values of 410GHz and 640GHz were measured at 294K and 35K respectively, the collector current density  $J_C$  at peak  $f_T$ , being larger than  $20\text{mA}/\mu\text{m}^2$ . To the authors' knowledge, this is the first demonstration of a SiGe HBT transit frequency above 400GHz at room temperature [11], [12]. Transistors parameters at 294K and 35K are summarized in Table I.

TABLE I  
TRANSISTORS PERFORMANCES SUMMARY AT 294K AND 35K

Parameters	Reference layout		One-active layout		Unit
	294K	35K	294K	35K	
$f_T$	340	535	410	640	GHz
$f_{\text{max}}$	260	350	150	185	GHz
$J_C$ at peak $f_T$	18	23	25	28	$\text{mA}/\mu\text{m}^2$
$BV_{\text{CEO}}$	1.45	1.48	1.15	1.19	V
$\tau_{\text{EC,min}}$	0.47	0.30	0.39	0.25	ps
$\tau_{\text{EC,0}}$	0.37	0.29	0.26	0.21	ps

The absence of STI between emitter-base and collector areas for the “one-active” HBTs leads indeed to both an increased collector doping and a reduced collector resistance  $R_C$ . Then, the minimum delay of the device  $\tau_{\text{EC,min}}=1/2\pi f_{T,\text{max}}$  is about 20% shorter than for the reference CBEBC HBTs (0.39 vs. 0.47ps at 294K and 0.25 vs. 0.30ps at 35K). The emitter-base architecture being the same for the two devices, the improvement of  $f_T$  is directly linked to the decrease of  $R_C$  and  $\tau_c$  (collector transit time). As expected,  $f_{\text{max}}$  is strongly degraded by the base-collector capacitance which is three times larger compared to the reference layout.

Various process conditions (collector doping, base width and doping, germanium profile) have also been investigated in this study. Fig. 8 shows main  $f_T/BV_{\text{CEO}}$  trade-offs achieved with low thermal budget SiGe HBTs at room and cryogenic temperatures for the reference CBEBC layout and the one-active  $\text{C}_\text{B}\text{E}^\text{B}\text{C}$  layout.




Figure 8:  $f_T/BV_{CEO}$  trade-offs achieved in this study at room and cryogenic temperatures

$f_T/BV_{CEO}$  trade-offs from 285GHz/1.75V to 370GHz/1.35V have been obtained at room temperature with the  $0.13 \times 3.6 \mu\text{m}^2$  CBEBEC HBT. This leads to impressive  $f_T \cdot BV_{CEO}$  products of 530GHz.V at 294K and 840GHz.V at 35K. Concerning the one-active  $C_B E^B C$  layout, record  $f_T \cdot BV_{CEO}$  products of 640GHz.V and 910GHz.V at 294K and 35K respectively, have been achieved.

TABLE II

TRANSISTORS PARAMETERS COMPARISON ( $A_E = 0.13 \times 3.6 \mu\text{m}^2$ )

Parameters	Measurements conditions	Reference process	Low-temp process	Unit
$f_T$	$V_{CB}=0.5V$	260	360	GHz
$f_{max}$	$V_{CB}=0.5V$	340	245	GHz
$J_C$ at peak $f_T$		14	23	$\text{mA}/\mu\text{m}^2$
$\beta$	$V_{BE}=0.75V$	1500	3800	-
$V_{AF}$		270	81	V
$BV_{CEO}$	$V_{BE}=0.7V$	1.55	1.48	V
$BV_{CBO}$		5.3	5.2	V
$C_{BE}$	$V_{BE}=V_{CE}=0V$	9.5	10.9	fF
$C_{BC}$	$V_{BE}=V_{CE}=0V$	8.2	9.4	fF
$R_{Bi}$		2.0	3.7	$\text{k}\Omega/\text{sq}$
$R_B$	$V_{BE}=0.87V, V_{CE}=0V$	17	85	$\Omega$
$R_E$	$V_{BE}$ from 0.8V to 0.9V	4.3	5.1	$\Omega$

Table II reports the main parameters of  $0.13 \times 3.6 \mu\text{m}^2$  CBEBEC HBTs fabricated with the reference process and the low thermal budget process developed in this study. We observe an inversion of the  $f_T/f_{max}$  trade-off. The current gain  $\beta$  is more than two times higher with the low-T process thanks to a larger collector current. The slight increase of junction capacitances is explained by the more aggressive vertical profiles. The higher intrinsic base resistance ( $3.7 \text{k}\Omega/\text{sq}$  vs.  $2.0 \text{k}\Omega/\text{sq}$ ) is due to a thinner base width and a lower boron diffusion. As expected, there is a strong increase of  $R_B$  ( $85$  vs.  $17 \Omega$ ), which is responsible for the  $f_{max}$  degradation. This confirms the major contribution of the extrinsic base and link resistances in the total base resistance  $R_B$ .

## V. CONCLUSIONS & PERSPECTIVES

We have presented and explained the evolution of  $dc$  and  $ac$  characteristics of SiGe HBTs with the annealing temperature. The objective to improve the transit frequency  $f_T$  has been successfully achieved by optimizing the vertical profile of the transistor. Record peak  $f_T$  values of 410GHz and 640GHz were measured at 294K and 35K respectively. To the authors' knowledge, this is the first demonstration of a SiGe HBT featuring  $f_T > 400\text{GHz}$  at room temperature. However,  $f_{max}$  of these low thermal budget HBTs is limited by both the base resistance and the base-collector capacitance since no lateral shrink was applied for this study. A first perspective of this work is then to modify the transistor design rules in order to get both  $f_T$  and  $f_{max} > 400\text{GHz}$ . A second one is the integration of such a device in an advanced CMOS node, 65nm and 45nm being two interesting nodes for the thermal budget compatibility.

## ACKNOWLEDGEMENT

The authors wish to thank the staff of 200mm Si plants in STMicroelectronics Crolles and Rousset, and CEA-LETI Grenoble involved in the various aspects of this work.

## REFERENCES

- [1] P.Chevalier et al, "High-Speed SiGe BiCMOS Technologies: 120-nm Status and End-of-Roadmap Challenges", in SIRP Proc., 2007, pp.18-23.
- [2] B.A.Orner et al, "A BiCMOS Technology Featuring a 300/330GHz ( $f_T/f_{max}$ ) SiGe HBT for Millimeter Wave Applications", in BCTM Proc., 2006, pp. 49-52.
- [3] N.Zerounian et al, "500 GHz cut-off frequency SiGe HBTs", IET Electronics Letters, vol. 43, no. 14, July 2007, pp. 774-775.
- [4] R.Krithivasan et al, "Half-Terahertz Operation of SiGe HBTs", IEEE EDL., vol. 27, no. 7, July 2006, pp.567-569.
- [5] S. T. Nicolson et al, "A Low-Voltage 77-GHz Automotive Radar Chipset", in IMS Tech. Dig., 2007, pp. 487-490.
- [6] W.Snodgrass et al, "Pseudomorphic InP/InGaAs Heterojunction Bipolar Transistors (PHBTs) Experimentally Demonstrating  $f_T=765$  GHz at  $25^\circ\text{C}$  Increasing to  $f_T=845$  GHz at  $-55^\circ\text{C}$ ", in IEDM Tech. Digest, 2006, pp.595-598.
- [7] P.Chevalier et al, "300 GHz  $f_{max}$  self-aligned SiGeC HBT optimized towards CMOS compatibility", in BCTM Proc., 2005, pp.120-123.
- [8] A.I.Abdul-Rahim et al, "Low Temperature In-Situ Phosphorus Doped Single-Crystal Silicon Emitters for Application in SiGe HBTs", in ICSE Proc., 2002, pp. 226-229.
- [9] D.Lagarde et al, "Band-to-band Tunneling in Vertically Scaled SiGe:C HBTs", IEEE EDL, vol. 27, no. 4, April 2006, pp. 275-277.
- [10] P.Chevalier et al, "Low-Cost Self-Aligned SiGeC HBT Module for High-Performance Bulk and SOI RFCMOS Platforms", in IEDM Tech. Dig., 2005, pp. 983-986.
- [11] J.-S. Rieh et al, "Performance and design considerations for high-speed SiGe HBTs of  $f_T/f_{max}=375\text{GHz}/210\text{GHz}$ ", in IPRM Proc., 2003, pp. 374-377.
- [12] B.Heinemann et al, "A low-parasitic collector construction for high-speed SiGe:C HBTs", in IEDM Tech. Digest, 2004, pp. 251-254.